Design and Implementation of Floating-Point Butterfly Architecture Based on Multi-Operand Adders

نویسنده

  • K.Lakshmi Narasamma
چکیده

In this paper we have here in the processor FFT and FFT butterfly structure, reading, writing and execution addresses. Fast Fourier Transform (FFT) coprocessor having a noticeable impact on the performance of communication systems, has been a hot topic of research for many years. FFT function over the complex numbers in a row, also known as butterfly units have to add and multiply. , FFT architectures applicable to floating point (FP) arithmetic units have become more popular recently, especially the butterfly. FP is dismissing concerns (eg, scaling and overflow / flow) compute-intensive tasks from the generalpurpose processor offloads. However, FP butterfly, the main difficulty is slow as compared with the fixedpoint counter. To mitigate the slowdown in high-speed FP FP reveals incentive to the development of the butterfly structure. This brief productAB e ± ± CD, signedbinary digit (BSD) on the basis of representation to count, add (FDPA) unit to a faster one using drops were invented FP FP proposed butterfly unit. Three method FP FP BSD BSD adder and multiplier stable unit are part of the proposed FDPA. BSD is a carry-limited so as to improve the speed of the unit adder FDPA proposed and three horizontal BSD method adder and multiplier are used. Moreover, the change in the booth is used to speed up the encoding module is BSD. FP results in the synthesis of the proposed structure of the butterfly, but more than in previous images show that the cost is much faster. The index of signed binary digit (BSD) represented by the butterfly unit, the complex number system, fast Fourier transform (FFT), floating point (FP), the unnecessary number system, in addition to the three method. INTRODUCTION: Joseph Fourier in 1811 in a paper presented to the French Academy of Sciences. As soon as the paper is published, the Fourier effect and unbenownst, yet many problem domains, which would have a lasting impact on a range. Fourier presented by the magazine in its original domain (eg, time) equally distributed samples to the frequency domain as a method of transforming a set _nite Fourier transform concept was introduced. Apply the mathematical concept of a set of complex numbers and Fourier in_nite the transition does not involve integration. This is a continuing type of Fourier transform has many applications in physics and engineering, but it is the form of a discrete Fourier transform of the computer systems that can easily [53] can be implemented. The discrete Fourier transform (DFT) and its applications in computer science in 1965 (FFT) to transform the James Cooley and John Tukey [18] led to the fast Fourier. Divide and conquer using the method, FFT O (N2) O (Nlog (N)) also reduces the computational complexity of the DFT. When such signi_cant computational complexity, FFT Fourier transform many di_cult problems were a convenient solution. Turning around the areas of digital signal pro cessing and the number of FFT knots, which in the 20th century, [22] is considered to be one of the most inuential algorithms.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

ASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm

Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...

متن کامل

Design and Optimized Implementation of Six-Operand Single- Precision Floating-Point Addition

In this paper we present an efficient design of generalized, multi-operand single-precision floating point addition. The addition operation is optimized in two ways. Firstly, the design of [4] has been modified to improve efficiency of multi-operand floating point addition in terms of speed and area. Secondly, varieties of adders were analyzed for parallel addition and identified suitable adder...

متن کامل

Floating- Point Three-Term Adder

The fused floating-point three-term adder performs two additions in a single unit to achieve better performance and better accuracy compared to a network of traditional floating-point two-term adders, which is referred to as a discrete design. Here are several critical design issues for the fused floating-point three-term adder: 1) Complex exponent processing and significand alignment, 2) Compl...

متن کامل

Low Power Floating-Point Multiplier Based On Vedic Mathematics

Fast Fourier transform (FFT) coprocessor, having significant impact on the performance of communication systems, hasbeen a hot topic of research for many years. The FFT function consists of consecutive multiply add operations over complex numbers, dubbed as butterfly units. Applying floating-point (FP) arithmetic to FFT architectures, specifically butterfly units, has become more popular recent...

متن کامل

Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Floating point multiplier using VHDL

Floating point arithmetic has a vast applications in DSP, digital computers, robots due to its ability to represent very small numbers and big numbers as well as signed numbers and unsigned numbers. In spite of complexity involved in floating point arithmetic, its implementation is increasing day by day. Here we compare three different types of adders while calculating the addition of exponent ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016